



Docket No.: 95-528

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

SHEN *et al.*

Serial No.: 10/790,205

Group Art Unit: 2124

Filed: March 2, 2004

Examiner: (Not Assigned)

For: FAST FOURIER TRANSFORM CIRCUIT HAVING PARTITIONED MEMORY FOR
MINIMAL LATENCY DURING IN-PLACE COMPUTATION

INFORMATION DISCLOSURE STATEMENT

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Sir:

Attached is a Form PTO-1449 (PTO/SB/O8B) listing the enclosed documents. It is respectfully requested that the Examiner consider the enclosed documents in accordance with MPEP 609 by placing the Examiner's initials in the left column of the form PTO-1449, and returning the completed form PTO-1449 to the undersigned upon the next communication from the Patent Office.

This Information Disclosure Statement is filed after three months of filing the application, but before the mailing of a first action on the merits. The listed documents were cited in the attached International Search Report issued in a counterpart PCT application not more than three months ago. See the degree of relevancy and the particular passages cited for each document in that Search Report.

This Information Disclosure Statement is intended to be in full compliance with the rules, but should the Examiner find any part of its required content to have been omitted, prompt notice that effect is earnestly solicited, along with additional time under Rule 97(f), to enable Applicant to comply fully.

Respectfully submitted,

Manelli Denison & Selter PLLC

A handwritten signature in black ink, appearing to read 'L. R. Turkevich', with a long horizontal stroke extending to the right.

Leon R. Turkevich
Registration No. 34,035

Customer No.20736
2000 M Street, N.W., 7th Floor
Washington, DC 20036-3307
(202) 261-1000
Facsimile (202) 887-0336
Date: October 12, 2006



PTO/SB/08B (Modified)

Substitute for form 1449B/PTO

**INFORMATION DISCLOSURE
STATEMENT BY APPLICANT**

(use as many sheets as necessary)

Complete if Known

Application Number	10/790,205
Filing Date	March 2, 2004
First Named Inventor	Shen
Group Art Unit	2124
Examiner Name	Not Assigned
Attorney Docket Number	95-528

Sheet

1

of

1

OTHER PRIOR ART — NON PATENT LITERATURE DOCUMENTS

Examiner Initials*	Cite No. ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T ²
		SON <i>et al.</i> , "A High-Speed FFT Processor For OFDM Systems", PROCEEDINGS OF THE 2002 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2002), May 26-29, 2002, pp. III-81-284, IEEE, USA	
		LO <i>et al.</i> , "Design of an Efficient FFT Processor for DAB System", PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2001,) May 6-9, 2001, pp. IV-654-657. IEEE, USA	
		JOHNSON, "Conflict Free Memory Addressing for Dedicated FFT Hardware", IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: ANALOG AND DIGITAL SIGNAL PROCESSING, Vol. 39, No. 5, May 1, 1992, pp. 312-316, IEEE, USA	
		MA <i>et al.</i> , "A Hardware Efficient Control of Memory Addressing for High-Performance FFT Processors", IEEE TRANSACTIONS ON SIGNAL PROCESSING, Vol. 48, No. 3, March 3, 2000, pp. 917-921, IEEE, USA	

Examiner
SignatureDate
Considered

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹ Unique citation designation number. ² Applicant is to place a check mark here if English language Translation is attached.